



07-03-06

JAC
JFW

PTO/SB/21 (09-04)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**TRANSMITTAL
FORM**

(to be used for all correspondence after initial filing)

Total Number of Pages in This Submission

Application Number	09/118,359
Filing Date	July 17, 1998
First Named Inventor	J. Dennis Keller
Art Unit	2823
Examiner Name	Michelle Estrada
Attorney Docket Number	MI22-587

ENCLOSURES (Check all that apply)

- | | | |
|--|---|---|
| <input checked="" type="checkbox"/> Fee Transmittal Form
<input checked="" type="checkbox"/> Fee Attached
<input type="checkbox"/> Amendment/Reply
<input type="checkbox"/> After Final
<input type="checkbox"/> Affidavits/declaration(s)
<input type="checkbox"/> Extension of Time Request
<input type="checkbox"/> Express Abandonment Request
<input type="checkbox"/> Information Disclosure Statement

<input type="checkbox"/> Certified Copy of Priority Document(s)
<input type="checkbox"/> Reply to Missing Parts/
Incomplete Application
<input type="checkbox"/> Reply to Missing Parts
under 37 CFR 1.52 or 1.53 | <input type="checkbox"/> Drawing(s)
<input type="checkbox"/> Licensing-related Papers
<input checked="" type="checkbox"/> Petition
<input type="checkbox"/> Petition to Convert to a
Provisional Application
<input type="checkbox"/> Power of Attorney, Revocation
Change of Correspondence Address
<input type="checkbox"/> Terminal Disclaimer
<input type="checkbox"/> Request for Refund
<input type="checkbox"/> CD, Number of CD(s) _____
<input type="checkbox"/> Landscape Table on CD | <input type="checkbox"/> After Allowance Communication to TC
<input type="checkbox"/> Appeal Communication to Board
of Appeals and Interferences
<input type="checkbox"/> Appeal Communication to TC
(Appeal Notice, Brief, Reply Brief)
<input type="checkbox"/> Proprietary Information
<input type="checkbox"/> Status Letter
<input checked="" type="checkbox"/> Other Enclosure(s) (please identify
below):
PTO Return Receipt Postcard
\$200.00 check
Declaration of Robert C. Hyta
Declaration of Susan M. Schwarz |
|--|---|---|

Remarks

Customer No. 021567

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT

Firm Name	Wells St. John P.S.		
Signature			
Printed name	Robert C. Hyta		
Date	6/30/06	Reg. No.	46,791

CERTIFICATE OF TRANSMISSION/MAILING

I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date shown below:

Signature	Filed via Express Mail, Receipt No. EV 850820932 US
-----------	---

Typed or printed name		Date	
-----------------------	--	------	--

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

EV850820932



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PETITION FEE
Under 37 CFR 1.17(f), (g) & (h)
TRANSMITTAL

(Fees are subject to annual revision)

Send completed form to: Commissioner for Patents
P.O. Box 1450, Alexandria, VA 22313-1450

Application Number	09/118,359
Filing Date	July 17, 1998
First Named Inventor	J. Dennis Keller
Art Unit	2823
Examiner Name	Michelle Estrada
Attorney Docket Number	MI22-587

Enclosed is a petition filed under 37 CFR 1.47(b) that requires a processing fee (37 CFR 1.17(f), (g), or (h)). Payment of \$ 200.00 is enclosed.

This form should be included with the above-mentioned petition and faxed or mailed to the Office using the appropriate Mail Stop (e.g., Mail Stop Petition), if applicable. For transmittal of processing fees under 37 CFR 1.17(i), see form PTO/SB/17i.

Payment of Fees (small entity amounts are NOT available for the petition fees)☒ The Commissioner is hereby authorized to charge the following fees to Deposit Account No. 23-0925 :☐ petition fee under 37 CFR 1.17(f), (g) or (h) ☒ any deficiency of fees and credit of any overpayments

Enclose a duplicative copy of this form for fee processing.

☒ Check in the amount of \$ 200.00 is enclosed.☐ Payment by credit card (Form PTO-2038 or equivalent enclosed). Do not provide credit card information on this form.**Petition Fees under 37 CFR 1.17(f): Fee \$400 Fee Code 1462**

For petitions filed under:

- § 1.36(a) - for revocation of a power of attorney by fewer than all applicants
- § 1.53(e) - to accord a filing date.
- § 1.57(a) - to accord a filing date.
- § 1.182 - for decision on a question not specifically provided for.
- § 1.183 - to suspend the rules.
- § 1.378(e) - for reconsideration of decision on petition refusing to accept delayed payment of maintenance fee in an expired patent.
- § 1.741(b) - to accord a filing date to an application under § 1.740 for extension of a patent term.

Petition Fees under 37 CFR 1.17(g): Fee \$200 Fee Code 1463

For petitions filed under:

- § 1.12 - for access to an assignment record.
- § 1.14 - for access to an application.
- § 1.47 - for filing by other than all the inventors or a person not the inventor.
- § 1.59 - for expungement of information.
- § 1.103(a) - to suspend action in an application.
- § 1.136(b) - for review of a request for extension of time when the provisions of section 1.136(a) are not available.
- § 1.295 - for review of refusal to publish a statutory invention registration.
- § 1.296 - to withdraw a request for publication of a statutory invention registration filed on or after the date the notice of intent to publish issued.
- § 1.377 - for review of decision refusing to accept and record payment of a maintenance fee filed prior to expiration of a patent.
- § 1.550(c) - for patent owner requests for extension of time in ex parte reexamination proceedings.
- § 1.956 - for patent owner requests for extension of time in inter partes reexamination proceedings.
- § 5.12 - for expedited handling of a foreign filing license.
- § 5.15 - for changing the scope of a license.
- § 5.25 - for retroactive license.

Petition Fees under 37 CFR 1.17(h): Fee \$130 Fee Code 1464

For petitions filed under:

- § 1.19(g) - to request documents in a form other than that provided in this part.
- § 1.84 - for accepting color drawings or photographs.
- § 1.91 - for entry of a model or exhibit.
- § 1.102(d) - to make an application special.
- § 1.138(c) - to expressly abandon an application to avoid publication.
- § 1.313 - to withdraw an application from issue.
- § 1.314 - to defer issuance of a patent.

Signature

Robert C. Hyta

Typed or printed name

Date

46,791

Registration No., if applicable

This collection of information is required by 37 CFR 1.17. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 5 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. **SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.**

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

EV850820932



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No.09/118,359
Confirmation No.8927
Filing Date July 17, 1998
InventorJ. Dennis Keller et al.
AssigneeMicron Technology, Inc.
Group Art Unit2823
Examiner Michelle Estrada
Attorney's Docket No.MI22-587
Customer No.021567
Title:.....Methods of Forming Floating Gate Transistors

PETITION FOR FILING BY ASSIGNEE

To: Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

From: Robert C. Hyta
Wells St. John P.S.
601 W. First Avenue, Suite 1300
Spokane, WA 99201-3828
Tel. 509-624-4276; Fax 509-838-3424

Applicant Micron Technology, Inc., hereby petitions the Commissioner to accept the filing of the above-identified U.S. Patent Application by Micron Technology, Inc., as the party to which the invention disclosed and claimed in said patent application rightfully belongs, and on behalf of and as agent for Inventors Roger R. Lee and J. Dennis Keller. This Petition and the following listed documents are presented in response to the U.S. Patent and Trademark Office's Notice of Allowability of April 24, 2006, and Objections to oath and declaration contained therein.

07/07/2006 RHEBRAHT 00000029 09118359 United States Patent application Serial No. 09/118,359 was filed on July 17,

01 FC:1463

200.00 OP

1998 with an oath, declaration, and assignment (copies of which are attached). The Examiner objected to the declaration as improper when conveying the notice of allowance. Assignee has attempted to reach Messrs. Lee and Keller to obtain a properly executed oath and declaration to no avail. Assignee hereby petitions under 37 C.F.R. § 1.47(b) to allow Assignee Micron Technology, Inc. to make this application for patent on behalf of and as agent for all inventors to preserve the rights of Micron Technology, Inc.

Referring to the originally filed patent application, Messrs. Lee and Keller transferred all their right, title and interest to the above referenced pending application via a notarized assignment that was recorded in the office of the Assignment Division of the USPTO on July 17, 1998, at Reel/Frame 9341/0748. As evidenced by the accompanying Assignment, Messrs. Lee and Keller have sold, assigned, and transferred the entire right, title and interest in the above-identified application to Micron Technology, Inc., and authorized the Commissioner of Patents and Trademarks to issue such Letters Patent to Micron Technology, Inc., its successors or assigns. Accordingly, Micron Technology, Inc. is entitled to clear title to the subject matter of the application, to the above-identified patent application, and to any patent which issues on the patent application.

Messrs. Lee and Keller are no longer employed by Micron Technology, Inc., and all attempts to have Messrs. Lee and Keller execute a substitute Oath and Declaration have been unsuccessful.

The last known name and address of Mr. Roger R. Lee is as follows:

Roger R. Lee
13501 Crowley Road
Rayville, MO 64084

The last known name and address of Mr. J. Dennis Keller is as follows:

J. Dennis Keller
1840 NW 10041 Avenue
Pembroke Pines, FL 33028
1(954) 436-6285

Federal Express and Certified Letters as specified below have been sent to both the above addresses enclosing substitute oaths and declarations, and requesting execution of same. The letters sent to Mr. Lee were accepted but no executed declaration has been received. The letters sent to Mr. Keller were returned with an indication that no such person resided at that address. (true copies of the declarations, Federal Express, and Certified Mail labels are submitted herewith). Both internet as well as telephone book searches (aided by directory assistance) have been performed to obtain alternate addresses and/or telephone numbers for Messrs. Lee and Keller. (see, e.g., Declarations of Robert C. Hyta and Susan M. Schwarz (Mr. Hyta's Assistant)). Neither Mr. Lee nor Mr. Keller can be found after diligent effort.

The attached Declarations evidence the pertinent facts and the diligent attempts to obtain a substitute Oath or Declaration executed by Messrs. Lee and Keller. The Assignment establishes a chain of title demonstrating Micron Technology, Inc. has ownership in this matter.

As Micron Technology, Inc. has clear title to the above-identified application, and as all attempts to contact Messrs. Lee and Keller to re-execute the Oath and

Declaration have been unsuccessful, Micron Technology, Inc. is believed to be entitled to make such application on behalf and as agent for the inventor pursuant to 37 C.F.R. §1.47(b).


The required fee pursuant to 37 C.F.R. §1.17(g) is enclosed.

The accompanying documents and payment satisfy the requirements of 37 C.F.R. §1.47(b) for filing when an inventor cannot be found or reached after diligent effort. Applicant therefore requests that the petition be granted. Further, the filing and granting of this petition, together with the enclosed payment, satisfies the Patent and Trademark Office's (PTO) requirement regarding the oath and declaration. Applicant therefore requests that the PTO provide formal notification that the objection to oath and declaration has been withdrawn.

The Examiner is requested to telephone the undersigned if the Examiner believes such would facilitate prosecution of the present application. The undersigned is available for telephone consultation at any time during normal business hours (Pacific Standard Time).

Respectfully submitted,

Dated: 6/30/06

By: 
Robert C. Hyta
Reg. No. 46,791

- END OF DOCUMENT -

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

Methods Of Enhancing Data Retention Of A
Floating Gate Transistor, Methods Of Forming
Floating Gate Transistors, And Floating Gate
Transistors

* * * * *

INVENTORS:

J. Dennis Keller
Roger R. Lee

ATTORNEY'S DOCKET NO. MI22-587

EL054830156

TECHNICAL FIELD

This invention relates to floating gate transistors and methods of forming the same. This invention also relates to methods of enhancing data retention of floating gate transistors.

BACKGROUND OF THE INVENTION

Floating gate transistors are utilized in some semiconductor memory cells. One type of memory cell that uses a floating gate transistor is a flash erasable and programmable read only memory (EPROM). A floating gate transistor typically includes a tunnel dielectric layer, a floating gate, an interlayer dielectric and a control gate or word line. Source/drain regions are formed operatively adjacent the floating gate and within semiconductive substrate material. A floating gate transistor can be placed in a programmed state by storing charge on the floating gate of the floating gate transistor. Typically, a large voltage, e.g. 25 volts, between the control gate and the substrate allow some electrons to cross the interlayer dielectric and charge the floating gate. The "data-retention" of a floating gate transistor refers to the ability of the transistor to retain its charge over a period of time. Charge can be lost, undesirably, through electron migration from the floating gate through various adjacent materials. One problem which has confronted the industry is electron migration through the interlayer dielectric material immediately above the floating gate. The thickness of the interlayer dielectric material has an impact

1 on the ability of a floating gate to retain its charge. Thinner regions
2 of the interlayer dielectric material provide undesired migration paths for
3 electrons to leave the programmed floating gate relative to other thicker
4 regions of the interlayer dielectric material. Hence, non-uniformity in
5 the thickness of the interlayer dielectric material is undesirable.

6 A contributing factor to a non-uniformly thick interlayer dielectric
7 material is the presence of a large number of grain boundaries at the
8 interlayer dielectric/floating gate interface. Conductive doping of the
9 floating gate, as is desirable, undesirably increases the number of
10 interface grain boundaries, which in turn, increases the chances of
11 having a non-uniformly thick interlayer dielectric.

12 This invention grew out of concerns associated with improving the
13 data retention characteristics of floating gate transistors.

14 15 SUMMARY OF THE INVENTION

16 Floating gate transistors and methods of forming the same are
17 described. In one implementation, a floating gate is formed over a
18 substrate. The floating gate has an inner first portion and an outer
19 second portion. Conductivity enhancing impurity is provided in the
20 inner first portion to a greater concentration than conductivity enhancing
21 impurity in the outer second portion. In another implementation, the
22 floating gate is formed from a first layer of conductively doped
23 semiconductive material and a second layer of substantially undoped
24 semiconductive material. In another implementation, the floating gate

1 is formed from a first material having a first average grain size and a
2 second material having a second average grain size which is larger than
3 the first average grain size.

4 5 BRIEF DESCRIPTION OF THE DRAWINGS

6 Preferred embodiments of the invention are described below with
7 reference to the following accompanying drawings.

8 Fig. 1 is a diagrammatic sectional view of a semiconductor wafer
9 fragment at one processing step in accordance with the invention.

10 Fig. 2 is a view of the Fig. 1 wafer fragment at a processing
11 step subsequent to that shown by Fig. 1.

12 Fig. 3 is a view of the Fig. 1 wafer fragment at a processing
13 step subsequent to that shown by Fig. 2.

14 Fig. 4 is a view of the Fig. 1 wafer fragment at a processing
15 step subsequent to that shown by Fig. 3.

16 Fig. 5 is a view of the Fig. 1 wafer fragment at a processing
17 step subsequent to that shown by Fig. 4.

18 Fig. 6 is a view of the Fig. 1 wafer fragment at a processing
19 step subsequent to that shown by Fig. 5.

20 Fig. 7 is a view of the Fig. 1 wafer fragment at a processing
21 step subsequent to that shown by Fig. 6.

22 Fig. 8 is a view of the Fig. 1 wafer fragment at a processing
23 step subsequent to that shown by Fig. 7.
24

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to Fig. 1, a fragmentary portion of a semiconductor wafer is shown generally at 10 and comprises a semiconductive substrate 12. As used in this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

Referring to Fig. 2, a layer 14 is formed over substrate 12 and constitutes a tunnel oxide layer.

Referring to Fig 3, a layer 16 is formed over substrate 12. In a preferred implementation, layer 16 constitutes a polysilicon layer which is formed to a first thickness t_1 . Preferably, the polysilicon of layer 16 is undoped as formed and is subsequently doped, as through ion implantation, with conductivity enhancing impurity to a desired degree. According to one aspect, layer 16 is doped with a suitable impurity which is sufficient to define a sheet resistance of between 300 ohm/sq. and 400 ohm/sq. According to another aspect, first layer 16 is doped

1 with an impurity concentration which is greater than or equal to
2 about $1 \times 10^{18} \text{cm}^{-3}$. An exemplary concentration is between
3 about $1 \times 10^{18} \text{cm}^{-3}$ and $1 \times 10^{20} \text{cm}^{-3}$, or greater. A suitable and
4 preferred dopant or impurity is phosphorous. When phosphorous is
5 utilized, the preferred sheet resistance is between about 600 ohm/sq.
6 and 700 ohm/sq.

7 Alternately considered, layer 16 constitutes a first material or
8 silicon-containing volume which is formed over the substrate and doped
9 with a suitable impurity concentration to define a first average grain
10 size. Accordingly, such silicon-containing volume has a first average
11 grain boundary area per unit volume. An exemplary grain size is
12 between about 50-100 nm, or about 10-25 grain boundaries in an erase
13 area of $0.2 \mu\text{m}^2$ to $0.4 \mu\text{m}^2$.

14 Referring to Fig. 4, a second layer 18 is formed over the
15 substrate 12 and first layer 16. Preferably, layer 18 is formed directly
16 atop layer 16 and to a second thickness t_2 . Preferably, second layer 18
17 constitutes a material such as polysilicon or amorphous silicon which is
18 substantially undoped relative to first layer 16. The term "substantially
19 undoped" as used within this document will be understood to mean
20 having an impurity concentration which is less than $1 \times 10^{18} \text{cm}^{-3}$. In
21 accordance with one aspect of the invention, second layer 18 constitutes
22 a second material which is formed over material of layer 16 to have
23 a second average grain size which is larger than the first average grain
24 size of layer 16. Accordingly, second layer 18 constitutes a second

1 silicon-containing volume having a second grain boundary area per unit
2 volume which is less than the first grain boundary area per unit
3 volume. An exemplary grain size is between about 100-200 nm, or
4 greater than about 25 grain boundaries in an erase area of $0.2 \mu\text{m}^2$
5 to $0.4 \mu\text{m}^2$.

6 In a preferred implementation, the material of layers 16, 18, taken
7 together, constitute material from which a floating gate of a floating
8 gate transistor will be formed. Layers 16, 18 define an aggregate or
9 combined thickness ($t_1 + t_2$). Accordingly to one aspect, the combined
10 thickness of layers 16, 18 is less than or equal to about 1000
11 Angstroms. Such combined thickness can, however, range upward to
12 around 1500 Angstroms or greater. The combined thickness can range
13 downward as well. This is especially true as advances in scalability
14 result in smaller floating gate dimensions. In one implementation, the
15 first and second thicknesses are substantially the same. Accordingly,
16 when the aggregate or combined thickness is around 1000 Angstroms,
17 individual thicknesses t_1 and t_2 would be around 500 Angstroms. In
18 another implementation, first and second thicknesses t_1 and t_2 can be
19 different from one another. Accordingly, first thickness t_1 can constitute
20 less than or equal to about 75% of the aggregate thickness. In
21 another implementation, first thickness t_1 can constitute at least 25% of
22 the aggregate or combined thickness of the floating gate. In yet
23 another implementation, layer 16 can comprise between about 25-75%
24 of the floating gate thickness. Where the aggregate thickness is

1 about 1000 Angstroms, the first thickness would be between 250-750
2 Angstroms. First thickness t_1 can be less than 550 Angstroms, or
3 between 450 Angstroms and 550 Angstroms. In another implementation,
4 the combined or aggregate thickness ($t_1 + t_2$) can equal around
5 about 500 Angstroms, with thickness t_1 being equal to around 25-50
6 Angstroms. Other relative thickness relationships are of course possible.

7 Referring still to Fig. 4, layers 16 and 18 are subjected to
8 suitable floating gate definition steps. In a first step, floating gate
9 material 16, 18 is etched into and out of the plane of the page upon
10 which Fig. 4 appears. Such effectively defines so-called floating gate
11 wings which overlie field oxide which is not specifically shown in the
12 Fig. 4 construction. The first etch partially forms a plurality of floating
13 gates having respective inner first portions (layer 16) disposed proximate
14 the substrate, and respective outer second portions (layer 18) disposed
15 over the first portions.

16 Referring to Fig. 5, substrate 12 is subjected to suitable oxidizing
17 conditions which are effective to form a first oxide layer 20 over second
18 layer 18. Layer 20 constitutes a bottom oxide layer which is formed
19 to a thickness of between about 50 Angstroms to 100 Angstroms.

20 Referring to Fig. 6, a layer 22 is formed over substrate 12 and
21 preferably constitutes a nitride layer which is formed over first oxide
22 layer 20. Substrate 12 is subsequently subjected to oxidizing conditions
23 which are sufficient to form a second oxide layer 24 over nitride
24 layer 22. Taken together, layers 20, 22, and 24 constitute an ONO

1 dielectric layer which constitutes a third layer 26 of dielectric material
2 which is formed over the second silicon-containing volume or second
3 layer 18. Other dielectric layers are possible.

4 Referring to Fig. 7, a fourth layer 28 is formed over third
5 layer 26 and comprises a conductive material. In a preferred
6 implementation, layer 28 constitutes a third layer of polysilicon which
7 is formed over second oxide layer 24 and will constitute a conductive
8 line for the floating gate transistor to be formed.

9 Referring to Fig. 8, the various layers of Fig. 7 are etched to
10 provide a plurality of floating gate transistors 30, 32, 34, and 36. Such
11 defines the remaining opposing edges of the floating gates of such
12 transistors. The floating gate transistors are also provided with
13 respective source/drain regions which are disposed laterally proximate the
14 floating gates. In the illustrated example, individual source
15 regions 38, 40 and a drain region 42 are shown. Additionally, an oxide
16 layer 44 is disposed over individual floating gates 30, 32, 34, and 36.
17 A plug 46 comprising conductive contact film material is disposed
18 operatively adjacent drain region 42 and serves to electrically connect
19 with such drain region. A barrier layer 48, metal layer 50 and a
20 passivation layer 52 are shown.

21 The above-described floating gate construction provides an
22 improved floating gate transistor which is less prone to lose its charge
23 due to electron migration from the floating gate through the dielectric
24 layer intermediate the floating gate and the overlying word line. Such

1 improvements increase the data retention characteristics of the floating
2 gate. The improvements are made possible, in part, through a more
3 uniformly thick bottom oxide layer (oxide layer 20) of the ONO
4 dielectric layer discussed above. Such a uniformly thick layer provides
5 less opportunities for electrons to migrate away from the floating gate.

6 In compliance with the statute, the invention has been described
7 in language more or less specific as to structural and methodical
8 features. It is to be understood, however, that the invention is not
9 limited to the specific features shown and described, since the means
10 herein disclosed comprise preferred forms of putting the invention into
11 effect. The invention is, therefore, claimed in any of its forms or
12 modifications within the proper scope of the appended claims
13 appropriately interpreted in accordance with the doctrine of equivalents.
14
15
16
17
18
19
20
21
22
23
24

CLAIMS:

1. A method for enhancing data retention of a floating gate transistor comprising:

forming a floating gate over a substrate, the floating gate having an inner first portion and an outer second portion; and

providing conductivity enhancing impurity in the inner first portion to a greater concentration than conductivity enhancing impurity in the outer second portion.

2. The method of claim 1, wherein the forming of the floating gate comprises forming the inner first portion and the outer second portion to comprise polysilicon.

3. The method of claim 1, wherein the floating gate has a thickness, and the forming of the floating gate comprises forming the inner first portion to comprise at least 25 percent of the floating gate thickness.

4. The method of claim 1, wherein the floating gate has a thickness, and the forming of the floating gate comprises forming the inner first portion to comprise between about 25 to 75 percent of the floating gate thickness.

1 5. The method of claim 1, wherein the providing of
2 conductivity enhancing impurity in the inner first portion comprises
3 doping the inner first portion to a dopant concentration greater than
4 or equal to $1 \times 10^{18} \text{cm}^{-3}$.

5
6 6. The method of claim 1, wherein the providing of
7 conductivity enhancing impurity in the inner first portion comprises
8 doping the inner first portion to a dopant concentration of greater than
9 or equal to about $1 \times 10^{18} \text{cm}^{-3}$, with the outer second portion having
10 a dopant concentration of less than $1 \times 10^{18} \text{cm}^{-3}$.

11
12 7. The method of claim 1, wherein:

13 the forming of the floating gate comprises forming a first layer
14 of polysilicon over the substrate, the first layer defining the inner first
15 portion, and after the forming of the first layer forming a second layer
16 of polysilicon, the second layer defining the outer second portion.

1 8. The method of claim 1, wherein:

2 the forming of the floating gate comprises forming a first layer
3 of polysilicon over the substrate, the first layer defining the inner first
4 portion, and after the forming of the first layer forming a second layer
5 of polysilicon, the second layer defining the outer second portion; and
6 intermediate the forming of the first and second layers, providing
7 the conductivity enhancing impurity in the inner first portion to a
8 dopant concentration of greater than or equal to about $1 \times 10^{18} \text{cm}^{-3}$.

9
10 9. A method of forming a floating gate transistor comprising:

11 forming a first layer of conductively doped semiconductive material
12 over a semiconductive substrate;

13 forming a second layer of substantially undoped semiconductive
14 material over the first layer;

15 forming a third layer comprising dielectric material over the
16 second layer;

17 forming a fourth layer comprising conductive material over the
18 third layer; and

19 forming a floating gate transistor comprising the first, second,
20 third, and fourth layers.

1 10. The method of claim 9, wherein the first and second layers
2 comprise a floating gate having a thickness, and the forming of the first
3 and second layers comprise forming the first layer to occupy at least 25
4 percent of the floating gate thickness.

5
6 11. The method of claim 9, wherein the first and second layers
7 comprise a floating gate having a thickness, and the forming of the first
8 and second layers comprise forming the first layer to occupy less
9 than 75 percent of the floating gate thickness.

10
11 12. The method of claim 9, wherein the forming of the first
12 layer comprises forming the first layer to have a dopant concentration
13 of greater than or equal to about $1 \times 10^{18} \text{cm}^{-3}$.

14
15 13. The method of claim 9, wherein the forming of the first
16 layer comprises:

17 forming a layer of polysilicon over the substrate; and

18 doping the polysilicon layer with phosphorous dopant material to
19 a concentration of greater than or equal to about $1 \times 10^{18} \text{cm}^{-3}$.

1 14. The method of claim 9, wherein:

2 the first and second layers comprise a floating gate having a
3 thickness, and the forming of the first and second layers comprise
4 forming the first layer to occupy less than 75 percent of the floating
5 gate thickness; and

6 the forming of the first layer comprises forming the first layer to
7 have a dopant concentration of greater than or equal to
8 about $1 \times 10^{18} \text{cm}^{-3}$.

9
10 15. A method of forming a floating gate comprising:

11 forming a first material over a substrate, the first material having
12 a first average grain size;

13 forming a second material over the first material, the second
14 material having a second average grain size, the second average grain
15 size being larger than the first average grain size; and

16 providing the first and second materials into a desired floating
17 gate shape.

18
19 16. The method of claim 15, wherein the forming of the first
20 material comprises forming conductively doped polysilicon to have a
21 sheet resistance of between 300 ohm/sq. and 400 ohm/sq..
22
23
24

1 17. The method of claim 15, wherein:

2 the forming of the first material comprises forming conductively
3 doped polysilicon to have a sheet resistance of between 300 ohm/sq.
4 and 400 ohm/sq.; and

5 the forming of the second material comprises forming polysilicon
6 to have a sheet resistance greater than 400 ohm/sq..
7

8 18. The method of claim 15, wherein the forming of the first
9 material comprises forming conductively doped polysilicon to have a
10 dopant concentration greater than or equal to about $1 \times 10^{18} \text{cm}^{-3}$.
11

12 19. The method of claim 15, wherein the forming of the second
13 material comprises forming the second material directly atop the first
14 material.
15

16 20. The method of claim 15, wherein the forming of the second
17 material comprises forming the second material directly atop the first
18 material, the first and second materials having a combined thickness of
19 less than or equal to about 1000 Angstroms, the first material having
20 an individual thickness of less than about 75 percent of the combined
21 thickness.
22
23
24

1 21. A method of forming a floating gate transistor comprising:
2 forming a floating gate over a substrate, the floating gate
3 comprising a first silicon-containing volume having a first grain boundary
4 area per unit volume, and a second silicon-containing volume over the
5 first silicon-containing volume having a second grain boundary area per
6 unit volume, the second grain boundary area per unit volume being less
7 than the first grain boundary area per unit volume;

8 forming a dielectric layer over the second silicon-containing
9 volume; and

10 forming a conductive line over the dielectric layer to provide a
11 floating gate transistor.

12
13 22. The method of claim 21, wherein the forming of the
14 dielectric layer comprises forming an oxide layer atop the second silicon-
15 containing volume.

16
17 23. The method of claim 21, wherein the forming of the floating
18 gate comprises:

19 forming a first layer of conductively doped polysilicon over the
20 substrate, the first layer constituting the first silicon-containing volume
21 and having a dopant concentration of greater than or equal to
22 about $1 \times 10^{18} \text{cm}^{-3}$ and a sheet resistance of between about 300
23 ohm/sq. and 400 ohm/sq..
24

1 24. The method of claim 21, wherein the forming of the floating
2 gate comprises:

3 forming a first layer of conductively doped polysilicon over the
4 substrate, the first layer constituting the first silicon-containing volume
5 and having a dopant concentration of greater than or equal to
6 about $1 \times 10^{18} \text{cm}^{-3}$ and a sheet resistance of between about 300
7 ohm/sq. and 400 ohm/sq.; and

8 after forming the first layer, forming a second layer of polysilicon
9 over the first layer, the second layer constituting the second silicon-
10 containing volume and having a dopant concentration less than
11 about $1 \times 10^{18} \text{cm}^{-3}$ and a sheet resistant greater than 400 ohm/sq..
12
13
14
15
16
17
18
19
20
21
22
23
24

1 25. A method of forming a floating gate transistor comprising:
2 forming a first layer of polysilicon over a substrate to a first
3 thickness;
4 doping the first layer to a degree sufficient to define a sheet
5 resistance of between 300 ohm/sq. and 400 ohm/sq.;
6 after the doping, forming a second layer of polysilicon over the
7 first layer of polysilicon to a second thickness;
8 oxidizing the substrate to form a first oxide layer over the second
9 layer of polysilicon;
10 forming a layer of nitride over the first oxide layer;
11 oxidizing the substrate to form a second oxide layer over the
12 layer of nitride;
13 forming a third layer of polysilicon over the second oxide layer;
14 and
15 etching at least some of the layers to provide a floating gate
16 transistor over the substrate.

17
18 26. The method of claim 25, wherein the first and second
19 thicknesses are substantially the same.

20
21 27. The method of claim 25, wherein the first and second
22 thicknesses are different.
23
24

1 28. The method of claim 25, wherein the first and second
2 thicknesses comprise an aggregate thickness and the first thickness
3 constitutes less than or equal to about 75 percent of the aggregate
4 thickness.

5
6 29. The method of claim 25, wherein the first thickness is less
7 than about 550 Angstroms.

8
9 30. The method of claim 25, wherein the first thickness is
10 between 450 Angstroms and 550 Angstroms.

11
12 31. The method of claim 25, wherein the forming of the second
13 layer of polysilicon comprises forming the layer to have a sheet
14 resistance which is greater than the sheet resistance of the first layer
15 of polysilicon.

1 32. A floating gate transistor comprising:
2 a substrate; and
3 a floating gate over the substrate having an inner first portion
4 and an outer second portion, the inner first portion being disposed
5 proximate the substrate and the outer second portion being disposed
6 over the inner first portion, the inner first portion containing a
7 concentration of conductivity enhancing impurity which is greater than
8 a concentration of conductivity enhancing impurity contained by the
9 outer second portion;
10 a dielectric layer disposed over the outer second portion;
11 a conductive line disposed over the dielectric layer; and
12 source/drain regions laterally proximate the floating gate.

13
14 33. The floating gate transistor of claim 32, wherein the inner
15 first portion contains an impurity concentration of greater than or equal
16 to about $1 \times 10^{18} \text{cm}^{-3}$.

17
18 34. The floating gate transistor of claim 32, wherein the inner
19 first portion contains an impurity concentration of greater than or equal
20 to about $1 \times 10^{18} \text{cm}^{-3}$, and the outer second portion contains an
21 impurity concentration of less than $1 \times 10^{18} \text{cm}^{-3}$.

1 35. The floating gate transistor of claim 32, wherein the floating
2 gate has a thickness, and the inner first portion constitutes less than
3 about 75 percent of the floating gate thickness.

4
5 36. The floating gate transistor of claim 32, wherein the floating
6 gate has a thickness, and the inner first portion constitutes less than
7 or equal to about 50 percent of the floating gate thickness.

8
9 37. A floating gate transistor comprising:

10 a substrate;

11 a floating gate over the substrate comprising a first material
12 having a first average grain size and a second material disposed over
13 the first material and having a second average grain size which is larger
14 than the first average grain size;

15 a dielectric layer disposed over the second material;

16 a conductive line disposed over the dielectric layer; and
17 source/drain regions laterally proximate the floating gate.

18
19 38. The floating gate transistor of claim 37, wherein the first
20 material has a sheet resistance of less than about 400 ohm/sq..

21
22 39. The floating gate transistor of claim 37, wherein the first
23 and second materials define an aggregate thickness and the first material
24 occupies less than 75 percent of the aggregate thickness.

1 40. The floating gate transistor of claim 37, wherein the first
2 and second material have individual respective thicknesses and the first
3 material thickness is less than the second material thickness.
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

ABSTRACT OF THE DISCLOSURE

Floating gate transistors and methods of forming the same are described. In one implementation, a floating gate is formed over a substrate. The floating gate has an inner first portion and an outer second portion. Conductivity enhancing impurity is provided in the inner first portion to a greater concentration than conductivity enhancing impurity in the outer second portion. In another implementation, the floating gate is formed from a first layer of conductively doped semiconductive material and a second layer of substantially undoped semiconductive material. In another implementation, the floating gate is formed from a first material having a first average grain size and a second material having a second average grain size which is larger than the first average grain size.

DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Methods of Enhancing Data Retention of a Floating Gate Transistor, Methods of Forming Floating Gate Transistors, and Floating Gate Transistors, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful

1 false statement may jeopardize the validity of the application or any
2 patent issued therefrom.

3 * * * * *

4 Full name of inventor: J. Dennis Keller

5 Inventor's Signature: J. Dennis Keller

6 Date: 7/1/98

7 Residence: Boise, Idaho

8 Citizenship: U.S.A.

9 Post Office Address: 1863 S. Londoner Way
10 Boise, ID 83706

11 * * * * *

12 Full name of inventor: Roger R. Lee

13 Inventor's Signature: Roger R. Lee

14 Date: 7-1-98

15 Residence: Boise, Idaho

16 Citizenship: U.S.A.

17 Post Office Address: ~~335 Raindrop~~
Boise, ID 83706

3936 N. BURNS TEND
Boise ID 83704



**UNITED STATES DEPARTMENT OF COMMERCE
Patent and Trademark Office**

ASSISTANT SECRETARY AND COMMISSIONER
OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

OCTOBER 14, 1998

PTAS

WELLS, ST. JOHN ET AL
LANCE R. SADLER
601 W. FIRST AVENUE, SUITE 1300
SPOKANE, WASHINGTON 99201-3817



100779250A

**UNITED STATES PATENT AND TRADEMARK OFFICE
NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT**

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 703-308-9723. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, ASSIGNMENT DIVISION, BOX ASSIGNMENTS, CG-4, 1213 JEFFERSON DAVIS HWY, SUITE 320, WASHINGTON, D.C. 20231.

RECORDATION DATE: 07/17/1998

REEL/FRAME: 9341/0748
NUMBER OF PAGES: 5

BRIEF: ASSIGNMENT OF ASSIGNOR'S INTEREST (SEE DOCUMENT FOR DETAILS).

ASSIGNOR:

KELLER, J. DENNIS

DOC DATE: 07/01/1998

ASSIGNOR:

LEE, ROGER R.

DOC DATE: 07/01/1998

ASSIGNEE:

MICRON TECHNOLOGY, INC.
8000 SOUTH FEDERAL WAY
BOISE, IDAHO 83706

SERIAL NUMBER: 09118359
PATENT NUMBER:

FILING DATE: 07/17/1998
ISSUE DATE:

STEVEN POST, EXAMINER
ASSIGNMENT DIVISION
OFFICE OF PUBLIC RECORDS

1
2 **ASSIGNMENT**

3 **PARTIES TO THE ASSIGNMENT:**

4 **INVENTORS:**

5 J. Dennis Keller

6 Roger R. Lee

7 **ASSIGNEE:**

8 Micron Technology, Inc.
9 Corporation of the State of Delaware
8000 South Federal Way
10 Boise, Idaho 83706-9632

11 **BACKGROUND OF THIS ASSIGNMENT:**

12 INVENTORS have conceived certain new and useful inventions
13 disclosed in a United States patent application titled Methods of
14 Enhancing Data Retention of a Floating Gate Transistor, Methods of
15 Forming Floating Gate Transistors, and Floating Gate Transistors.

16 MICRON TECHNOLOGY, INC. desires to acquire the entire right,
17 title and interest in said inventions and with respect to any Letters
18 Patent that may be granted with respect to the inventions in both the
19 United States and in all foreign countries.

20 **THE PARTIES AGREE AS FOLLOWS:**

21 In consideration of good and valuable consideration, the receipt
22 sufficiency and adequacy of which is hereby acknowledged, INVENTORS
23 hereby sell, assign and transfer to MICRON TECHNOLOGY, INC. the
24 entire right, title and interest in the above-identified application executed

1 currently with this assignment and to any reissues, renewals, divisions or
2 continuations thereof, and hereby authorizes the Commissioner of Patents
3 and Trademarks to issue such Letters Patent to MICRON
4 TECHNOLOGY, INC., for the sole use of MICRON TECHNOLOGY,
5 INC., its successors or assigns.

6 INVENTORS further agree to execute, at the request and expense
7 of MICRON TECHNOLOGY, INC. such other formal documents as may
8 be required to fully convey the interest transferred herein and will
9 similarly execute any application papers required for the filing of any
10 division, continuation, renewal or reissue of the patent application or
11 resulting Letters Patent; and will generally do everything necessary or
12 desirable to obtain and enforce proper protection for the inventions
13 assigned hereby.

14 INVENTORS further assign to MICRON TECHNOLOGY, INC. the
15 whole right, title and interest in the inventions disclosed in the
16 application throughout all countries foreign to the United States.
17 MICRON TECHNOLOGY, INC. is hereby authorized to apply for
18 patents relating to the inventions in its own name in countries where
19 such procedure is proper; to claim the benefit of the International
20 Convention; to file and prosecute International Applications relating to
21 the inventions under the Patent Cooperation Treaty; and to file and
22 prosecute applications relating to the inventions under the European
23 Patent Convention. INVENTORS agree to execute applications relating
24 to the inventions in those countries and under those conventions where

1 it is necessary that the same be executed by the inventor, and to
2 execute assignments of such applications and the resulting Letters Patent
3 to MICRON TECHNOLOGY, INC. as well as all other necessary papers
4 in relation to such applications and Letters Patent.


5 INVENTORS further warrant and covenant that no assignment,
6 grant, mortgage, license or other agreement affecting the rights and
7 property herein conveyed has been or will be made to others by the
8 undersigned, and that the full rights to convey the same as herein
9 expressed is possessed by the undersigned.

10 To be binding on the heirs, assigns, representatives and successors
11 of the undersigned and extend to the successors, assigns and nominees
12 of the Assignees.

13
14 (Signature) J. Dennis Keller Date: 7/1/98
15 J. Dennis Keller

16 State of Idaho)
17 County of Ada) ss.

18 BEFORE ME, this 1st day of July 1998
19 personally appeared the above-named inventor, to me known to be the
20 person who is described in and who executed the foregoing assignment
instrument and acknowledged to me that he/she executed the same of
his/her own free will for the purpose therein expressed.



Seri Murphy
Notary or Consular Officer
My Commission Expires: 6-12-2002

(Signature)

Roger R. Lee

Date:


7-1-98

State of Idaho)

) ss.

County of Ada)

BEFORE ME, this 1st day of July 19 98
personally appeared the above-named inventor, to me known to be the
person who is described in and who executed the foregoing assignment
instrument and acknowledged to me that he/she executed the same of
his/her own free will for the purpose therein expressed.



Notary or Consular Officer

My Commission Expires: 6-12-2002

MCO 7-17-98

07-30-1998

Form PTO-1595
1-31/92RECO
1

100779250

U.S. DEPARTMENT OF COMMERCE
Patent and Trademark Office

To the Honorable Commissioner of Patents and Trademarks: Please record the attached original documents or copy thereof

1. Name of Conveying Part(ies):

J. Dennis Keller
Roger R. LeeAdditional name(s) of conveying
party(ies) attached? ☐ Yes ☒ No

2. Name and address of receiving party(ies):

Name: Micron Technology, Inc.

Internal Address:

Street Address: 8000 South Federal WayCity: Boise State: ID Zip: 83706

3. Nature of conveyance:

- ☒
- Assignment
- ☐
- Security Agreement
-
- ☐
- Merger
- ☐
- Change of Name
-
- ☐
- Other

Execution Date: 07/01/98Additional names(s) & address(es) attached: ☐ Yes ☒ No

4. Application number(s) or patent number(s):

If this document is being filed together with a new application, the execution date of the application
is: 07/01/98

A. Patent Application No(s):

B. Patent No(s)

Additional numbers attached: ☐ Yes ☒ NoAdditional numbers attached: ☐ Yes ☒ No5. Name and address of party to whom
correspondence concerning document should
be mailed:Name: Lance R. SadlerInternal Address: Wells, St. John, Roberts,Gregory & Matkin P.S.Street Address: 601 W. First Avenue, Ste. 1300City: Spokane State: WA Zip: 99201-38176. Total number of applications and
patents involved. 17. Total fee (37 CFR 3.41). \$ 40

- ☒
- Enclosed
-
- ☐
- Authorized to be charged to deposit account

8. Deposit account number

23-0925(Attach duplicate copy of this page if paying by deposit
account)

DO NOT USE THIS SPACE

9. Statement and Signature.

*To the best of my knowledge and belief, the foregoing information is true and correct and any attached copy is a true
copy of the original document.*Lance R. Sadler

Name of Person Signing

Signature

Date

TOTAL NUMBER OF PAGES INCLUDING COVER SHEET, ATTACHMENTS AND DOCUMENT: 5

OMB No. 0651-0011 (exp. 9/94)

Do not detach this portion

Mail documents to be recorded with required cover sheet information to:

ASSISTANT COMMISSIONER FOR PATENTS
BOX ASSIGNMENTS
WASHINGTON, D.C. 20231Public burden reporting for this sample cover sheet is estimated to average about 30 minutes per document to
be recorded, including time for reviewing the document and gathering the data needed, and completing and
reviewing the sample cover sheet. Send comments regarding this burden estimate to the U.S. Patent and
Trademark Office, Office of Information Systems, PK2-1000C, Washington, D.C. 20231, and to the Office of
Management and Budget, Paperwork Reduction Project (0651-0011), Washington, D.C. 20503.

EL05483015

7002 2030 0002 0619 1986

U.S. Postal Service™


CERTIFIED MAIL™ RECEIPT

(Domestic Mail Only; No Insurance Coverage Provided)

For delivery information visit our website at www.usps.com

OFFICIAL USE

Postage	\$ 1.59
Certified Fee	2.40
Return Receipt Fee (Endorsement Required)	1.85
Restricted Delivery Fee (Endorsement Required)	
Total Postage & Fees	\$ 5.84



Sent To	J. Dennis Kewer
Street, Apt. No., or PO Box No.	1840 NW 100TH AVE.
City, State, ZIP+4	Dembrowke Pines FL 33028

PS Form 3800, June 2002

See Reverse for Instructions

From: Origin ID: (509)624-4276
Susan Schwarz
Wells St John
601 W. First Ave
Suite 1300
Spokane, WA 99201



CLS022306/16/29

SHIP TO: (954)436-6285

BILL SENDER

J. Dennis Keller

1840 NW 10041 Ave.


Pembroke Pines, FL 33028

Ship Date: 08JUN06
ActWgt: 1 LB
System#: 5224620/INET2400
Account#: S *****

REF: MI22-587



Delivery Address Bar Code



PRIORITY OVERNIGHT

FRI

TRK# 7910 1040 9713


FORM
0201Deliver By:
09JUN06

FLL

A1

33028 -FL-US
RES

XH FXEA



Shipping Label

This shipping label constitutes the air waybill for this shipment.

[View all labels](#)

1. Use the "Print" feature from your browser to send this page to your laser printer.
2. Fold the printed page along the horizontal line.
3. Place label in shipping label pouch and affix it to your shipment so that the barcode portion of the label can be read and scanned.

Warning: Use only the printed original label for shipping. Using a photocopy of this label for shipping purposes is fraudulent and could result in additional billing charges, along with the cancellation of your FedEx account number.

Use of this system constitutes your agreement to the service conditions in the current FedEx Service Guide, available on fedex.com. FedEx will not be responsible for any claim in excess of \$100 per package, whether the result of loss, damage, delay, non-delivery, misdelivery, or misinformation, unless you declare a higher value, pay an additional charge, document your actual loss and file a timely claim. Limitations found in the current FedEx Service Guide apply. Your right to recover from FedEx for any loss, including intrinsic value of the package, loss of sales, income interest, profit, attorney's fees, costs, and other forms of damage whether direct, incidental, consequential, or special is limited to the greater of \$100 or the authorized declared value. Recovery cannot exceed actual documented loss. Maximum for items of extraordinary value is \$500, e.g. jewelry, precious metals, negotiable instruments and other items listed in our Service Guide. Written claims must be filed within strict time limits, see current FedEx Service Guide.

From: Origin ID: (954)436-6285
J. Dennis Keller

1840 NW 10041 Ave.

Pembroke Pines, FL 33028




CL5022306/16/20

SHIP TO: (509)624-4276

BILL SENDER

Robert C. Hyta
Wells St John
601 W. First Ave
Suite 1300
Spokane, WA 99201



Ship Date: 08JUN06

ActWgt: 1 LB

System#: 5224620/INET2400

Account#: S *****

REF: MI22-587



Delivery Address Bar Code



RMA #: MI22-587

Return Reason:

PRIORITY OVERNIGHT

FedEx
Returns


TRK# 7904 5849 6387

FORM
0221

GEG A1

99201 -WA-US

XH GEGA



Shipping Label

This shipping label constitutes the air waybill for this shipment.

[View all labels](#)

1. Use the "Print" feature from your browser to send this page to your laser printer.
2. Fold the printed page along the horizontal line.
3. Place label in shipping label pouch and affix it to your shipment so that the barcode portion of the label can be read and scanned.

Warning: Use only the printed original label for shipping. Using a photocopy of this label for shipping purposes is fraudulent and could result in additional billing charges, along with the cancellation of your FedEx account number.

Use of this system constitutes your agreement to the service conditions in the current FedEx Service Guide, available on fedex.com. FedEx will not be responsible for any claim in excess of \$100 per package, whether the result of loss, damage, delay, non-delivery, misdelivery, or misinformation, unless you declare a higher value, pay an additional charge, document your actual loss and file a timely claim. Limitations found in the current FedEx Service Guide apply. Your right to recover from FedEx for any loss, including intrinsic value of the package, loss of sales, income interest, profit, attorney's fees, costs, and other forms of damage whether direct, incidental, consequential, or special is limited to the greater of \$100 or the authorized declared value. Recovery cannot exceed actual documented loss. Maximum for items of extraordinary value is \$500, e.g. jewelry, precious metals, negotiable instruments and other items listed in our Service Guide. Written claims must be filed within strict time limits, see current FedEx Service Guide.

1 **DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION**

2 As the below named inventor, I hereby declare that:

3 My residence, post office address and citizenship are as stated below next to my
4 name.

5 I believe I am the original, first and joint inventor with Roger R. Lee of the
6 subject matter which is claimed and for which a patent is sought on the invention
7 entitled: Methods of Enhancing Data Retention of a Floating Gate Transistor, Methods
8 of Forming Floating Gate Transistors, and Floating Gate Transistors, the specification of
9 which is attached hereto.
10 which is attached hereto.

11 On behalf of myself and Roger R. Lee, I hereby state that I have reviewed and
12 understand the contents of the above-identified specification, including the claims.
13 understand the contents of the above-identified specification, including the claims.

14 On behalf of myself and Roger R. Lee, I acknowledge the duty to disclose
15 information known to me to be material to patentability as defined in Title 37, Code of
16 Federal Regulations §1.56.

17 **PRIOR FOREIGN APPLICATIONS:**

18 On behalf of myself and Roger R. Lee, I hereby state that no applications for
19 foreign patents or inventor's certificates have been filed prior to the date of execution of
20 this declaration.
21 this declaration.

22 On behalf of myself and Roger R. Lee, I hereby declare that all statements made
23 herein of my own knowledge are true and that all statements made on information and
24 belief are believed to be true; and further that these statements were made with the
 knowledge that willful false statements and the like so made are punishable by fine or
 imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that

1 such willful false statement may jeopardize the validity of the application or any patent
2 issued therefrom.
3
4

* * * * *

5 Full name of inventor: **J. Dennis Keller**

6 Inventor's Signature: _____

7 Date: _____

8 Residence: **Pembroke Pines, Florida**

9 Citizenship: **U.S.A.**

10 Post Office Address: **1840 NW 10041 Ave.**
11 **Pembroke Pines, FL 33028**
12
13
14
15
16
17
18
19
20
21
22
23
24

7002 2030 0002 0619 2624

U.S. Postal Service™ CERTIFIED MAIL™ RECEIPT (Domestic Mail Only; No Insurance Coverage Provided)	
For delivery information visit our website at www.usps.com	
OFFICIAL USE	
Postage	\$.39
Certified Fee	2.40
Return Receipt Fee (Endorsement Required)	1.85
Restricted Delivery Fee (Endorsement Required)	
Total Postage & Fees	\$ 4.64

Sent To	
Roger R. LEE	
Street, Apt. No., or PO Box No. 13501 Crowley Road	
City, State, ZIP+4 Rayville, MO 64084	

PS Form 3800, June 2002 See Reverse for Instructions

SENDER: COMPLETE THIS SECTION

- Complete items 1, 2, and 3. Also complete item 4 if Restricted Delivery is desired.
- Print your name and address on the reverse so that we can return the card to you.
- Attach this card to the back of the mailpiece or on the front if space permits.

Article Addressed to:

Mr. Roger R. Lee
 13501 Crowley Road
 Rayville, MO 64084

COMPLETE THIS SECTION ON DELIVERY

- A. Signature ☐ Agent ☒ Addressee
[Signature]
- B. Received by (Printed Name) C. Date of Delivery
 JAMES LEE 1-31-06
- D. Is delivery address different from item 1? ☐ Yes ☒ No
 If YES, enter delivery address below:

3. Service Type
☒ Certified Mail ☐ Express Mail
☐ Registered ☐ Return Receipt for Merchandise
☐ Insured Mail ☐ C.O.D.
4. Restricted Delivery? (Extra Fee) ☐ Yes

2. Article Number

(Transfer from service label)

7002 2030 0002 0619 2624

PS Form 3841, February 2004

Domestic Return Receipt

102595-02-M-1540

From: Origin ID: (509)624-4276
Susan Schwarz
Wells St. John P.S.
601 W. First Ave.
Suite 1300
Spokane, WA 99201



CL5912286/14/18

Ship Date: 09FEB06
ActWgt: 1 LB
System#: 8991121/INET2400
Account#: S *****

REF: MI22-587



Delivery Address Bar Code


SHIP TO: (816)555-5555

BILL SENDER

Roger R. Lee

13501 Crowley Road

Rayville, MO 64084



PRIORITY OVERNIGHT

FRI

Deliver By:
10FEB06

TRK# 7913 6764 7783


FORM
0201

MCI

PM

64084 -MO-US
ASR-RES

XH KCKA



Shipping Label

This shipping label constitutes the air waybill for this shipment.

[View all labels](#)

1. Use the "Print" feature from your browser to send this page to your laser printer.
2. Fold the printed page along the horizontal line.
3. Place label in shipping label pouch and affix it to your shipment so that the barcode portion of the label can be read and scanned.

Warning: Use only the printed original label for shipping. Using a photocopy of this label for shipping purposes is fraudulent and could result in additional billing charges, along with the cancellation of your FedEx account number.

Use of this system constitutes your agreement to the service conditions in the current FedEx Service Guide, available on fedex.com. FedEx will not be responsible for any claim in excess of \$100 per package, whether the result of loss, damage, delay, non-delivery, misdelivery, or misinformation, unless you declare a higher value, pay an additional charge, document your actual loss and file a timely claim. Limitations found in the current FedEx Service Guide apply. Your right to recover from FedEx for any loss, including intrinsic value of the package, loss of sales, income interest, profit, attorney's fees, costs, and other forms of damage whether direct, incidental, consequential, or special is limited to the greater of \$100 or the authorized declared value. Recovery cannot exceed actual documented loss. Maximum for items of extraordinary value is \$500, e.g. jewelry, precious metals, negotiable instruments and other items listed in our Service Guide. Written claims must be filed within strict time limits, see current FedEx Service Guide.

From: Origin ID: (816)555-5555
Roger R. Lee
13501 Crowley Road
Rayville, MO 64084



CL5012206/14/18

SHIP TO: (509)624-4276
Robert C. Hyta
Wells St. John P.S.
601 W. First Ave.
Suite 1300
Spokane, WA 99201

BILL SENDER

Ship Date: 09FEB06
ActWgt: 1 LB
System#: 8991121/INET2400
Account#: S *****


REF: M122-587



Delivery Address Bar Code



RMA #: M122-587
Return Reason:



PRIORITY OVERNIGHT

FedEx
Returns


TRK# 7903 1623 0780

FORM
0221

GEG A1

99201 -WA-US

XH GEGA



Shipping Label

This shipping label constitutes the air waybill for this shipment.

[View all labels](#)

1. Use the "Print" feature from your browser to send this page to your laser printer.
2. Fold the printed page along the horizontal line.
3. Place label in shipping label pouch and affix it to your shipment so that the barcode portion of the label can be read and scanned.

Warning: Use only the printed original label for shipping. Using a photocopy of this label for shipping purposes is fraudulent and could result in additional billing charges, along with the cancellation of your FedEx account number.

Use of this system constitutes your agreement to the service conditions in the current FedEx Service Guide, available on fedex.com. FedEx will not be responsible for any claim in excess of \$100 per package, whether the result of loss, damage, delay, non-delivery, misdelivery, or misinformation, unless you declare a higher value, pay an additional charge, document your actual loss and file a timely claim. Limitations found in the current FedEx Service Guide apply. Your right to recover from FedEx for any loss, including intrinsic value of the package, loss of sales, income interest, profit, attorney's fees, costs, and other forms of damage whether direct, incidental, consequential, or special is limited to the greater of \$100 or the authorized declared value. Recovery cannot exceed actual documented loss. Maximum for items of extraordinary value is \$500, e.g. jewelry, precious metals, negotiable instruments and other items listed in our Service Guide. Written claims must be filed within strict time limits, see current FedEx Service Guide.

1 **DECLARATION OF JOINT INVENTORS FOR PATENT APPLICATION**

2 As the below named inventor, I hereby declare that:

3 My residence, post office address and citizenship are as stated below next to my
4 name.

5 I believe I am the original, first and joint inventor of the subject matter which is
6 claimed and for which a patent is sought on the invention entitled: Methods of
7 Enhancing Data Retention of a Floating Gate Transistor, Methods of Forming Floating
8 Gate Transistors, and Floating Gate Transistors, the specification of which is attached
9 hereto.
10

11 I hereby state that I have reviewed and understand the contents of the
12 above-identified specification, including the claims.
13

14 I acknowledge the duty to disclose information known to me to be material to
15 patentability as defined in Title 37, Code of Federal Regulations §1.56.

16 **PRIOR FOREIGN APPLICATIONS:**

17 I hereby state that no applications for foreign patents or inventor's certificates
18 have been filed prior to the date of execution of this declaration.

19 I hereby declare that all statements made herein of my own knowledge are true
20 and that all statements made on information and belief are believed to be true; and
21 further that these statements were made with the knowledge that willful false statements
22 and the like so made are punishable by fine or imprisonment, or both, under
23 Section 1001 of Title 18 of the United States Code and that such willful
24

1 false statement may jeopardize the validity of the application or any patent issued
2 therefrom.

3
4 * * * * *

5 Full name of inventor: **J. Dennis Keller**

6 Inventor's Signature: _____

7 Date: _____

8 Residence: **Boise, Idaho**

9 Citizenship: **U.S.A.**

10 Post Office Address: **1863 S. Londoner Way**
11 **Boise, ID 83706**

12 * * * * *

13 Full name of inventor: **Roger R. Lee**

14 Inventor's Signature: _____

15 Date: _____

16 Residence: **Rayville, Missouri**

17 Citizenship: **U.S.A.**

18 Post Office Address: **13501 Crowley Road**
19 **Rayville, MO 64084**



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No.09/118,359
Confirmation No.8927
Filing Date July 17, 1998
InventorJ. Dennis Keller et al.
AssigneeMicron Technology, Inc.
Group Art Unit2823
Examiner Michelle Estrada
Attorney's Docket No.MI22-587
Customer No.021567
Title:.....Methods of Forming Floating Gate Transistors

DECLARATION OF ROBERT C. HYTA

I, Robert C. Hyta, am an attorney licensed to practice before the USPTO and in Indiana and Washington, and represent Micron Technology, Inc., in matters relating to patent prosecution..

Micron Technology, Inc., was contacted to obtain the last known addresses of former employees J. Dennis Keller and Roger R. Lee.

As specified below, I executed letters enclosing oath and declarations to J. Dennis Keller and Roger R. Lee at the respective addresses below via Federal Express and Certified Mail.

A first letter (a copy of which is attached), addressed to Roger R. Lee, requesting he contact our office regarding the above referenced application was mailed via Certified Mail, Return Receipt Requested, on January 24, 2006, to his last known address at 13501 Crowley Road, Rayville, MO 64084. Our records indicate the letter was received and signed for by Tami S. Lee on January 31, 2006.

A second letter (a copy of which is attached) enclosing copies of the Application

for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998, and enclosing a revised Declaration for signature as well as a pre-paid Federal Express envelope, was sent to Inventor Roger R. Lee at his last known address via Federal Express on February 9, 2006. The second letter explained the original Declaration had been objected to by the Patent Examiner due to the alteration of Mr. Lee's Post Office Address at the time of signature without his initials. Our records indicate the Federal Express package was delivered on February 10, 2006. To my knowledge, Wells St. John has not received the signed revised Declaration from Mr. Lee.

I conducted internet searches for Roger R. Lee using Google and Yahoo search engines. I also conducted a phone book search utilizing directory assistance. No alternative addresses or a phone number for Roger R. Lee were obtained.

A third letter (copy of which is attached hereto) enclosing copies of the Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998, and enclosing a revised Declaration for signature by Joint Inventor J. Dennis Keller on behalf of Inventor Roger R. Lee was sent to Inventor J. Dennis Keller at his last known address of 1840 NW 10041 Avenue, Pembroke Pines, FL 33028, via both Federal Express and Certified Mail, Return Receipt Requested, on June 8, 2006. Our records indicate the Federal Express package was delivered to the address on June 9. The original Certified Mail package mailed June 8, 2006 was returned to our office on June 27, 2006, undelivered, forwarding order expired.

I conducted internet searches for J. Dennis Keller using Google and Yahoo search engines. I also conducted a phone book search utilizing directory assistance. No alternative addresses for J. Dennis Keller were obtained.

Dated: 6/30/06



Robert C. Hyta



Wells St. John
PROFESSIONAL SERVICE

PATENTS ■ TRADEMARKS ■ COPYRIGHTS

601 W. 1st Avenue, Suite 1300
Spokane, WA 99201-3828
(509) 624-4276
FAX (509) 838-3424
www.wellsstjohn.com

January 24, 2006

CERTIFIED MAIL
Return Receipt Requested

Mr. Roger R. Lee
13501 Crowley Road
Rayville, MO 64084

Re: U.S.A. Patent Application Serial No. 09/118,359
"Methods of Forming Floating Gate Transistors"
Our File No.: MI22-587

Dear Mr. Lee:

Please contact me at your earliest convenience at (509) 624-4276
regarding the above-referenced Micron Patent Application.

Regards,

Robert C. Hyta

RCH/sms
cc: Art Tyczka

February 9, 2006

Via Federal Express

Mr. Roger R. Lee
13501 Crowley Road
Rayville, MO 64084

Re: U.S.A. Patent Application Serial No. 09/118,359
"Methods of Forming Floating Gate Transistors"
Our File No.: MI22-587
Micron File No.: 96-0574.00/US

Dear Mr. Lee:

Enclosed please find copy of the above-referenced Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998.

The original Declaration as signed by you has been objected to by the Patent Examiner due to the alteration of your Post Office Address at the time of signature without your initials.

Therefore, enclosed please find revised Declaration of Joint Inventors with your current address. Please sign and date where indicated on Page 2 thereof, and return the Declaration to my office in the enclosed prepaid Federal Express envelope.


Thank you in advance for your cooperation with respect to this matter, and should you have any questions or concerns, please do not hesitate to contact me immediately.

Sincerely,


Robert C. Hyta

RCH/sms
Enclosures: As referenced above
cc: Art Tyczka

601 W. 1st Avenue, Suite 1300
Spokane, WA 99201-3828
(509) 624-4276
FAX (509) 838-3424
www.wellsstjohn.com



June 8, 2006

**Via Federal Express and
Certified Mail**

Mr. J. Dennis Keller
1840 NW 10041 Ave
Pembroke Pines, FL 33028

*Re: U.S.A. Patent Application Serial No. 09/118,359
"Methods of Forming Floating Gate Transistors"
Our File No.: MI22-587
Micron File No.: 96-0574.00/US*

Dear Mr. Keller:

Enclosed please find copy of the above-referenced Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998.

The original Declaration as signed by Mr. Lee has been objected to by the Patent Examiner due to the alteration of his Post Office Address at the time of signature without his initials. We have attempted to reach Mr. Lee, but have been unable to do so.

To facilitate issuance of this application, enclosed please find a revised Declaration of Joint Inventors made by you recognizing the inventorship of Mr. Lee. Please sign and date where indicated, and return the Declaration to my office in the enclosed prepaid Federal Express envelope. If you wish to revise the declaration, please initial and date next to all revisions.

Mr. J. Dennis Keller
June 8, 2006

Wells St. John P.S.

Thank you in advance for your cooperation with respect to this matter, and should you have any questions or concerns, please do not hesitate to contact me immediately.

Sincerely,

A handwritten signature in black ink, appearing to read 'R. Hyta', with a long horizontal stroke extending to the right.

Robert C. Hyta

RCH/sms

Enclosures: As referenced above

cc: Art Tyczka



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No.09/118,359
Confirmation No.8927
Filing Date July 17, 1998
Inventor J. Dennis Keller et al.
Assignee Micron Technology, Inc.
Group Art Unit 2823
Examiner Michelle Estrada
Attorney's Docket No.MI22-587
Customer No.021567
Title:.....Methods of Forming Floating Gate Transistors

DECLARATION OF SUSAN M. SCHWARZ

I, Susan M. Schwarz, am employed as a legal assistant at the law firm of Wells St. John, P.S and more specifically as assistant to Attorney Robert C. Hyta

Upon instruction from Mr. Hyta I prepared and forwarded cover letters and oath and declarations to J. Dennis Keller and Roger R. Lee at the respective addresses below as specified below via Federal Express and Certified Mail.

Our records indicate a letter (a copy of which is attached) addressed to Roger R. Lee requesting he contact our office regarding the above referenced application was mailed via Certified Mail, Return Receipt Requested, on January 24, 2006, to his last known address at 13501 Crowley Road, Rayville, MO 64084. Our records indicate the letter was received and signed for by Tami S. Lee on January 31, 2006.

Our records indicate a letter (a copy of which is attached) enclosing copies of the Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998, and enclosing a revised Declaration for signature as well as a pre-paid Federal Express envelope was sent to Inventor Roger R. Lee to his last known

address via Federal Express on February 9, 2006. The letter explained the original Declaration had been objected to by the Patent Examiner due to the alteration of Mr. Lee's Post Office Address at the time of signature without his initials. Our records indicate the Federal Express package was delivered on February 10, 2006. To my knowledge, Wells St. John has not received the signed revised Declaration from Mr. Lee.


Another letter (copy of which is attached hereto) enclosing copies of the Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998, and enclosing a revised Declaration for signature by Joint Inventor J. Dennis Keller on behalf of Inventor Roger R. Lee was sent to Inventor J. Dennis Keller to his last known address at 1840 NW 10041 Avenue, Pembroke Pines, FL 33028, via both Federal Express and Certified Mail, Return Receipt Requested, on June 8, 2006. Our records indicate the Federal Express package was delivered to the address on June 9.

On June 9, 2006, I was contacted by the current homeowner of the residence located at 1840 NW 10041 Avenue, Pembroke Pines, Florida, a Ms. Denise Angeloni. Ms. Angeloni retrieved our Federal Express envelope from her front porch and advised she purchased the residence over two years ago from a relative of J. Dennis Keller. Ms. Angeloni was unable to provide a forwarding address or telephone number for either Mr. Keller or the former owner of the residence.

The original Certified Mail package mailed June 8, 2006 was returned to our office on June 27, 2006, undelivered, forwarding order expired.

Dated: _____

4/30/06



Susan M. Schwarz



Wells St. John
PROFESSIONAL SERVICE

PATENTS ■ TRADEMARKS ■ COPYRIGHTS

601 W. 1st Avenue, Suite 1300
Spokane, WA 99201-3828
(509) 624-4276
FAX (509) 838-3424
www.wellsstjohn.com

January 24, 2006

CERTIFIED MAIL
Return Receipt Requested

Mr. Roger R. Lee
13501 Crowley Road
Rayville, MO 64084

Re: U.S.A. Patent Application Serial No. 09/118,359
"Methods of Forming Floating Gate Transistors"
Our File No.: MI22-587

Dear Mr. Lee:

Please contact me at your earliest convenience at (509) 624-4276
regarding the above-referenced Micron Patent Application.

Regards,

Robert C. Hyta

RCH/sms
cc: Art Tyczka



Wells St. John
PROFESSIONAL SERVICE

PATENTS ■ TRADEMARKS ■ COPYRIGHTS

601 W. 1st Avenue, Suite 1300
Spokane, WA 99201-3828
(509) 624-4276
FAX (509) 838-3424
www.wellsstjohn.com

February 9, 2006

Via Federal Express

Mr. Roger R. Lee
13501 Crowley Road
Rayville, MO 64084

*Re: U.S.A. Patent Application Serial No. 09/118,359
"Methods of Forming Floating Gate Transistors"
Our File No.: MI22-587
Micron File No.: 96-0574.00/US*

Dear Mr. Lee:


Enclosed please find copy of the above-referenced Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998.

The original Declaration as signed by you has been objected to by the Patent Examiner due to the alteration of your Post Office Address at the time of signature without your initials.

Therefore, enclosed please find revised Declaration of Joint Inventors with your current address. Please sign and date where indicated on Page 2 thereof, and return the Declaration to my office in the enclosed prepaid Federal Express envelope.

Thank you in advance for your cooperation with respect to this matter, and should you have any questions or concerns, please do not hesitate to contact me immediately.

Sincerely,



Robert C. Hyta


RCH/sms
Enclosures: As referenced above
cc: Art Tyczka

601 W. 1st Avenue, Suite 1300
Spokane, WA 99201-3828
(509) 624-4276
FAX (509) 838-3424
www.wellsstjohn.com

June 8, 2006

**Via Federal Express and
Certified Mail**

Mr. J. Dennis Keller
1840 NW 10041 Ave
Pembroke Pines, FL 33028



*Re: U.S.A. Patent Application Serial No. 09/118,359
"Methods of Forming Floating Gate Transistors"
Our File No.: MI22-587
Micron File No.: 96-0574.00/US*

Dear Mr. Keller:

Enclosed please find copy of the above-referenced Application for Letters Patent and Declaration of Joint Inventors as filed with the USPTO on July 17, 1998.

The original Declaration as signed by Mr. Lee has been objected to by the Patent Examiner due to the alteration of his Post Office Address at the time of signature without his initials. We have attempted to reach Mr. Lee, but have been unable to do so.


To facilitate issuance of this application, enclosed please find a revised Declaration of Joint Inventors made by you recognizing the inventorship of Mr. Lee. Please sign and date where indicated, and return the Declaration to my office in the enclosed prepaid Federal Express envelope. If you wish to revise the declaration, please initial and date next to all revisions.

Mr. J. Dennis Keller
June 8, 2006

Wells St. John P.S.

Thank you in advance for your cooperation with respect to this matter, and should you have any questions or concerns, please do not hesitate to contact me immediately.

Sincerely,

A handwritten signature in black ink, appearing to be 'R. Hyta', written over the word 'Sincerely,'.

Robert C. Hyta

RCH/sms

Enclosures: As referenced above

cc: Art Tyczka